Abstract-The ATLAS Liquid Argon (LAr) Calorimeters were designed and built to measure electromagnetic and hadronic energy in proton-proton collisions produced at the LHC at centre-of-mass energies up to 14 TeV and at instantaneous luminosities up to 10 34 cm -2 s -1 . An LHC upgrade is planned to enhance the luminosities to 2-3×10 34 cm -2 s -1 and to deliver an integrated luminosity of about 300 fb -1 during Run 3 from 2021 through 2023. In order to improve the identification performance for electrons, photons, taus, jets, missing energy at high background rejection rates, an improved spatial granularity of the trigger primitives has been proposed. A new trigger readout system is being designed to digitize and process the signals with higher spatial granularity.
I. INTRODUCTION
he LHC upgrade is scheduled to enhance the instantaneous luminosity to 2-3×10 34 cm -2 s -1 and to provide an integrated luminosity of ~300 fb -1 during Run 3 from 2021 through 2023. The Phase-I upgrade of the trigger readout electronics for the ATLAS Liquid Argon (LAr) Calorimeters [1] will be installed on the ATLAS detector [2] during the second long shutdown of LHC in 2019/2020. The motivation of this upgrade is to provide higher granularity, higher resolution and longitudinal shower shape information from the LAr calorimeters to the Level-1 trigger processors [3] . It will improve the trigger energy resolution and efficiency for selecting electrons, photons, tau leptons, jets, and missing transverse momentum, while enhancing discrimination against pile-up. The readout of the trigger signals will process 34,000 so-called Super Cells at every LHC bunch-crossing at 12-bit precision and a frequency of 40 MHz.
The Super Cells will provide information for each layer of the calorimeter and a finer segmentation in the front and middle layer of the electromagnetic barrel (EMB) and electromagnetic endcap (EMEC). The spatial granularity is thus improved by at least a factor of 4 to 10 compared to the existing Level-1 system, as shown in Fig. 1 . The online calculation of the transverse energy deposited in the Super Cells will provide results close to the energy resolution obtained from the current offline reconstruction. The architecture of the Phase-I trigger readout is shown in Fig. 2 . The original functionality of the Front-end Boards (FEBs) [5] is preserved so that the standard readout of the LAr The LTDB is the key electronics board that will digitize the Super Cell signals and send processed data to the back-end electronics, where data are transmitted to the trigger processors. Each LTDB will process up to 320 Super Cell signals, which will be digitized by 12-bit ADCs on the LTDB. The output data connection of an LTDB consists of up to 40 optical fibers, each of which carries the data from 8 ADC channels at 5.12 Gbps through the use of a custom serializer and optical link. With a total of 124 LTDBs in the system, the total rate to the back end electronics is approximately 25 Tbps.
III. THE PHASE-I DEMONSTRATOR SYSTEM
In order to evaluate technical and performance aspects of the upgraded electronics, two LTDB demonstrators that use commercial ADCs, FPGAs and optical transceivers have been developed and installed in the recent LHC long shutdown from 2013 to 2015 [6] . Based on design of the demonstrators, an LTDB pre-prototype that uses some custom radiationtolerant ASIC devices is being developed and is foreseen to be installed on the ATLAS detector in 2016. The demonstrator system, in which about 1/60 of the full new trigger readout is realized, was installed on the ATLAS detector in summer 2014. It is comprised of two LTDB demonstrators and two ATCA test boards for Baseline Acquisition (ABBA) that serve as digital processing boards and receive the data from the LTDB demonstrators via optical links. Fig. 3 shows the pictures of these boards and installation of the front end electronics crate, which contains two new backplanes designed to transport the larger number of trigger signals produced by the LTDBs.
In order to verify the proper installation of the demonstrator system, calibration data were taken both via the standard readout and with the LTDB. The total noise on every readout channel of the FEBs in the demonstrator crate was measured and found to agree well with the noise level in the neighboring crate. In this way, the proper functioning of the regular calorimeter cell readout was verified. Furthermore, calibration pulses were successfully registered and analyzed with the Super Cell readout. Fig. 4 and Fig. 5 show some results of the measurement and data analysis. We conclude that the observed noise level is consistent with noise levels in the current system. The discontinuity seen at η = 0.8 is due to a change in sampling ratio and/or electronic gains. The noise level is as expected between 100 and 250 MeV per Super Cell [7] . 
IV. DEVELOPMENT OF LTDB WITH RADIATION-TOLERANT CUSTOM ASICS
The LAr front-end electronics needs to be upgraded to sustain the higher radiation levels in an upgraded LHC [8] . The final version of the LTDB is being designed with radiation-tolerant ASICs and is planned to be installed on ATLAS detector in the upcoming LHC shutdown. Test boards have been developed to exercise the key components that are planned to be used for the LTDB. The GBTx is a high speed bidirectional ASIC, implementing radiation hard optical links for high-energy physics experiments [9] . It will be used on the LTDB, and a GBTx mezzanine card has been developed to implement the timing, slow control and configuration of onboard chips [10] [11] . The card is designed as a SODIMM module to meet the height requirements of the LTDB. An FMC test board has been developed to test the GBTx mezzanine card. Both of these boards have been successfully tested, and all expected functions are verified. The GBTx mezzanine card will be assembled on the LTDB pre-prototype to verify the design for the final LTDB.
With the experience gained from these test boards, an LTDB 64-channel test board has been developed to verify the design and to exercise the radiation-tolerant custom ASICs, as shown in Fig. 6 . The board is 1/5 of the LTDB prototype and will process 64 Super Cell signals. There are 16 custom 12-bit ADCs to digitize the Super Cell signals, and 4 custom Linkon-Chip (LOCx2) devices to interface with the ADC, prepare the data and serialize them for the optical transmitter. There are also 4 custom MTx dual channel optical transmitters to transmit the data to the LDPB, 1 GBTx, 1 GBT-SCA and 1 MTRx to configure on-board devices, control the power supply and monitor the voltage, current and board temperature. A full LTDB prototype is being designed, and its block diagram is shown in Fig. 7 . The LTDB prototype will implement 80 custom 12-bit ADCs to digitize 320 Super Cell signals, 20 custom LOCx2 devices, 20 custom MTx dual channel optical transmitters, 5 each of the GBTx, GBT-SCA and MTRx modules to implement the timing, slow control and configuration of the on-board devices. 
V. CONCLUSIONS
The new trigger readout system for the Phase-I upgrade of the ATLAS LAr Calorimeters is being designed. A demonstrator system has been installed on the ATLAS detector. Preliminary results show that the demonstrator system is functional on the ATLAS detector and does not degrade the performance of the existing detector system. With the demonstrator system operating during LHC Run 2, the performance of the new readout system is being measured and experience is obtained for the development and construction of the full trigger readout system for the Phase-I upgrade. Based on the demonstrator system, further prototype boards of the trigger readout system with radiation-tolerant custom ASICs are being developed.
